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A B S T R A C T
We propose a p‐i‐n diode embedded parallel triple microring resonator (MRR) conﬁguration to simultaneously
realize optical OR and AND, or NAND and NOR logic gates using a bias‐assisted carrier injection mechanism.
The applied bias on the rings induces refractive index change in the intrinsic region through bandﬁlling, bandgap shrinkage and free carrier absorption effects, leading to intensity variation at the output ports of the MRR
due to respective resonant wavelength shift. The optical logic gate operational outputs are represented as the
light intensities at the output ports of the MRR with the wavelength of the input optical signal launched into
the input port being at the resonant wavelength of the microring resonator, while the operands are represented
as the bias applied onto the rings. The proposed microring resonator conﬁguration is theoretically optimized
for achieving a high contrast ratio and an optical conﬁnement factor by optimizing the intrinsic region width,
applied bias, coupling coefﬁcient between ring‐bus waveguide and lifetime of carriers in the intrinsic region.

1. Introduction
Optical logic gates are the key elements needed to realize high
speed optical signal processing systems and optical computing.
Hardy and Shamir (2007) introduced a new platform in signal processing, which simultaneously enables high speed operation and control
convenience. The high‐speed and control beneﬁts of optics and electronics can be collectively used to develop electro‐optics‐based logic
circuits whereby electrons and photons are used for signal control/
switching and signal operation, respectively (Soref, 2011). Optical
directed logic gates open up computational parallelism, thus lead to
higher packaging density in integrated circuits (ICs). Performing optical operations independently on each switching element in a network
enables boolean logic functions to be realized with reduced latency
and over‐all processing time. Optical logic gates based on III‐V semiconductors are highly recommended for monolithic integration with
other III‐V devices (e.g., lasers, photodetectors, ampliﬁers, etc.) in chip
platform. To enable control/switching in logic gates, several switching
mechanisms such as electro‐optic (EO) effect (Kumar et al., 2014),
electro‐absorption (EA) effect (Fayza and Sooraj, 2020) and thermo‐

optic (TO) effect (Tian et al., 2011) can be used. However, each of
these mechanisms has its own drawbacks. The EO effect is relatively
weak in III‐V semiconductors, and hence, the length of an EO device
must be long enough in order to attain a large change in optical output
with a practical applied bias voltage, which makes it incompatible for
chip integration. EA based logic gates are polarization sensitive and
the wavelength operation of these devices should be chosen near the
bandgap of the material as EA effect is strongest only for those wavelengths that are near the bandedge wavelength. Group III‐V semiconductor materials with bandgap close to lowest attenuation and
dispersion wavelength window (around 1300 nm and 1550 nm,
respectively) are Indium‐based ternary and quaternary materials, such
as InAlAs/InGaAs and InGaAsP/InP. The major drawbacks of these
materials are their scarcity and immature processing technologies.
The TO based logic gates faces thermal mismatch issues along with
poor stability and reliability. An alternative switching mechanism that
works well with III‐V semiconductor materials is carrier injection (CI)
(Ishida et al., 1987). The major attractive features of CI mechanism are
polarization independent nature, operational simplicity, high contrast
ratio and freedom to operate over a wavelength band far away from
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condition at non‐zero bias at the input port leads to the simultaneous
realization of NOR and NAND gates at the respective output ports. Section 2 discusses the bias‐assisted CI mechanism by considering the BF,
BGS and FCA effects, along with the modelling of CI‐based triple parallel MRR conﬁgured logic gates. The output intensities and respective
optimization results obtained for the proposed logic gate conﬁguration
are presented in Section 3 and the paper is concluded in Section 4.

the bandgap. Through a bias‐assisted CI mechanism, varying the bias
voltage applied to the III‐V semiconductor material changes its refractive index through bandﬁlling (BF), bandgap shrinkage (BGS) and free
carrier absorption (FCA) effects. Unlike silicon‐based logic gate
devices, GaAs‐based devices enable monolithic integration with other
semiconductor optoelectronic devices. The limitation faced by CI
modulation‐based devices implemented using Mach Zehnder Interferometer and directional coupler structures in ICs is their bulky nature
(Ito and Tanifuji, 1988; Abdalla, 2004). However, a solution that overcome this limitation is to use microring resonator (MRR) structures
(Dominik, 2007).
MRR conﬁgurations have been widely used in photonic‐electronic
ICs to realize different combinational and sequential logic gates. The
basic single MRR structure, shown in Fig. 1 comprises a ring waveguide closely coupled to bus waveguides. The unique properties provided by optical MRRs are small foot print (in few μm  μm range),
narrow band ﬁltering and high Q factor. The optical signal launched
at the input port of a bus waveguide will eventually gets coupled to
the ring waveguide, resulting in constructive interference for resonant
wavelengths. The resonance condition in a MRR having a resonant
wavelength λR is represented as mλR ¼ 2πRneff , where R is the radius
of ring, m is an integer and neff is effective refractive index of ring.
In Fig. 1, α; τ; κ and φ represents the absorption coefﬁcient, transmission coefﬁcient, coupling coefﬁcient between ring and bus waveguide,
and signal phase as propagating through the ring, respectively
(Dominik, 2007). The coupling between the waveguides and ring is
assumed to be lossless for the proposed logic gate conﬁguration (i.e.,
τ2 þ κ 2 ¼ 1). At resonance, the launched input signal which is resonant
(λ ¼ λR ) appears at the drop port (D port) while any non‐resonant
wavelength (λ – λR ) appears at throughput port (T port). Due to resonance nature, MRRs are effective in realizing a large contrast ratio
(CR) at the output ports for a very small refractive index change.
In this paper, we introduce a novel bias‐assisted CI‐based p‐i‐n
diode embedded parallel triple MRR conﬁguration that simultaneously
realizes OR and AND gates at the output ports (T port and D ports)
when a resonant wavelength (resonant at zero bias) is launched at
the input ports. The bias applied to the rings acts as the operands while
the operational results are collected at the respective output ports. The
performance of the proposed logic gate conﬁguration is optimized by
optimizing the applied bias, intrinsic region width, relaxation time of
carriers and coupling coefﬁcient between ring and bus waveguides.
Launching an optical signal whose wavelength satisﬁes the resonance

2. Modeling of carrier injected parallel triple ring resonators
based optical gates
The perspective view of the proposed logic gate conﬁguration is
shown in Fig. 2. The structure consists of three identical parallel rings
of identical radii, R, seperated by a sufﬁcient minimum gap that the
cross coupling between the individual rings is negligible. The entire
logic gate structure is grown on a GaAs substrate. The device is comprised of p‐i‐n diodes having GaAs intrinsic (i) regions, which act as
light carrying media (core regions), and surrounding p‐AlGaAs and
n‐AlGaAs regions, which have lower refractive indices than the intrinsic region and act as claddings that conﬁne the optical signal to the
intrinsic regions (cores). Injection of carriers into i‐GaAs is enabled
by depositing p and n electrodes on the top of the rings and beneath
the GaAs substrate. Since the bandgap wavelength of the GaAs material is typically far less than the low attenuation and dispersion wavelengths, efﬁcient operation can be attained at these long wavelengths.
The material exhibits appreciable refractive index change with a small
applied bias voltage. The injection of carriers in a forward‐biased ring
resonator structure induces a refractive index change that shifts the
resonant wavelength, thus routing a portion of optical signal launched
into the input port to the T and D ports of the subsequent MRRs. The
resulting intensity variation at the T port and D port of MRR3 (refer to
Fig. 2) leads to the realization of OR and AND or NAND and NOR
gates. The principle of operation and realization of OR and AND or
NAND and NOR logic gates using carrier injective p‐i‐n embedded parallel triple ring resonators are discussed in the next section.

2.1. Principle of operation of carrier injected p-i-n diode embedded MRRs
Applying through the electrodes, forward biases to the p‐i‐n structured MRRs results in electron and hole injection into the intrinsic
regions. The change in refractive index in the i‐GaAs is attributed to
the change in absorption associated with BF (Burstein‐Moss phenomenon, i.e. bandgap of a semiconductor material increases as the
absorption edge is shifted to higher energies due to conduction band
state population.), BGS and FCA (plasma effect) due to the injected
carriers (Bennet et al., 1990). Note that, BF and BGS are interband
absorption effects while FCA is intraband absorption effect. In the following calculations of switching characteristics, the band shapes are
assumed to be parabolic. By injecting carriers, photons of energies
slightly greater than the nominal bandgap energy experience lower
absorption because the electrons and holes ﬁll the conduction and
valance band, thus leading to the BF effect. The BGS effect happens
when the injected carrier concentration density exceeds the critical
carrier concentration density (material parameter dependent). This
effect lowers the conduction band edge and increase the valance band
edge, thus shrinking of the bandgap energy, which increases the
absorption for photon of energies less than the nominal bandgap
energy. Note that, while calculating the BF effect, the change in the
band gap due to BGS must also be included and typically the contributions of the BF and BGS effects can be combined together in the calculations (Ravindran et al., 2012). The critical carrier density estimation
(χ cr ) and bandgap energy reduction (ΔE g (χ)) is modeled according to
Bennet et al. (1990) and Bennet and Soref (1987). The resulting
change in absorption (Δα(χ; E)BF+BGS) due to the combined BF and

Fig. 1. Schematic diagram of a single MRR. Signals launched at the Input port
that satisﬁes the resonant condition (mλR ¼ 2πRneff ) couples to the ring and
gets collected at D port while the non-resonant signal bypasses the ring and
appears at T port. Additional signals can be launched into MRR using Add
port.
2
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Fig. 2. (a) Parallel triple ring MRR conﬁguration for OR and AND or NOR and NAND gate realization. (b) Perspective view of MRRS for realizing OR and AND or
NOR and NAND gate based on CI. The T port of MRR3 acts as an OR gate and the D port as an AND gate at zero bias for the resonant signal. The T port of MRR3 acts
as a NAND gate and D port as a NOR gate at a non-zero bias (the bias applied on MRR3 is same as MRR1).

input power of the launched light signal is denoted as PI and the normalized output power levels at the T port of MRR1 (ring1) and D port
of MRR2 (ring2) are represented as PT1 and PD2 respectively. MRR3
acts as a Fredkin gate with the T port output of Ring1 fed as an input
into the input port of Ring3 and the add port of Ring3 fed with the D
port output of Ring2 (Shamir et al., 1986). The normalized power
levels at T1 and D2 ports are given by

 2
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λ
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BGS effects is expressed as a function of carrier density (χ) in i‐GaAs
and photon energy (E) as:
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Here, E ah and E bh denotes the state of energy levels in valance band
and conduction band by considering heavy holes, while E al and E bl
denotes the state of energy levels in valance band and conduction band
by considering light holes respectively. The Fermi–Dirac probability
distribution function in these respective states are represented by f v
and f c . The constants (Chh and Clh) are obtained from Bennet et al.
pﬃﬃﬃ
(1990) by correcting with a multplicative term 
h and units as cm−1eV. Here E g denotes the bandgap energy of the core region. The change
in absorption is accompanied by a change in refractive index (ΔnBF+BGS) and it can be calculated by applying Kramers–Kronig integration
to Eq. (1) and substituting the appropriate Cauchy principal value.
The maximum change in refractive index due to BF and BGS occurs
near the bandgap region and become negligible for photon energies
much less than the bandgap energy.
FCA is due to the absorption of photons by free carriers (electrons
and holes) and the intraband transition of free carriers occurring from
one energy state to a higher energy state. FCA‐based refractive index
change (ΔnFCA ) dominates at lower photon energies or higher operating wavelengths, since ΔnFCA is proportional to the square of the operating wavelength. ΔnFCA, which depends on the injected electron and
hole densities (χ e;p ), refractive index (n) and propagating wavelength
through the core i‐GaAs region, is given as


χp
e2 λ2
χe
ΔnFCA ¼  2 2
þ
ð2Þ
8π c ε0 n me mh

while PT3 and PD3 are the normalized powers at T port and D port of
MRR3 (ring3) and are given by
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The refractive indices of the rings (n1 for Ring1, n2 for Ring2, n3 for
Ring3) is neff at zero applied, and changes to neff ‐Δntotal at an applied
bias. Note that the add port of Ring1 must be isolated from the input
port of Ring2 as shown in Fig. 2 to restrict the entry of any optical signal through the add port of Ring1, which can result in nonfunctioning
of the gates. The bias voltage applied to Ring1 and Ring2 is considered
as the operands, and the logic output is collected as light intensities at
the T port and the D port of Ring3. An optical signal which is resonant
either at zero bias or at an applied bias is continuously launched
through the input port of Ring1 and the add port of Ring2, depending
whether an OR/AND or a NAND/NOR function is needed. The bias
applied to Ring3 controls the ports through which OR/AND and
NAND/NOR functions are obtained. If the bias applied to Ring3 is
same as that applied to Ring1, then, depending on whether the
launched optical signal is resonant at zero bias or non‐zero bias, an
OR or a NAND gate is realized at the T port of Ring3, while the D port
of Ring3 realizes the AND or NOR gate, respectively. If the bias applied
on Ring3 is same as that applied to Ring2, then an OR or a NAND gate
is realized at the D port of Ring3, while the T port of Ring3 realizes an
AND or a NOR gate, respectively.
The operation of the device as a logic gate is subsequently
described. Here, we considered that the applied bias on Ring3 is the
same as that on Ring1. Also consider that λ ¼ λ0R is the wavelength

where e; c; ε0 , me and mh are the electronic charge, velocity of light in
free space, free space permittivity and effective masses of electron
and holes, respectively. The total change in refractive index (Δntotal)
is the sum of the ΔnBF+BGS and ΔnFCA.
2.2. Realization of triple parallel MRRs based optical logic gates
Incorporating the CI modulation mechanism into the proposed triple parallel MRRs conﬁguration leads to realization of different logic
gates. The launched resonant photon energy of the signal at the input
port of MRR1 and add port of MRR2 in the proposed conﬁguration is
selected to be far less than bandgap energy of the intrinsic region in
the rings. Three identical rings are used in the proposed conﬁguration
shown in Fig. 2, where L is the circumference of each of the rings. The
3
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D port of MRR1 and the T port of MRR2, resulting in low‐intensity
optical signals (logic 0) at both the T port and the D port of MRR3.
The above‐described operations of the proposed triple parallel MRR
based logic gate conﬁguration demonstrate its ability to realize OR and
AND gate at T port and D port for a zero bias resonant wavelength λ0R
or NAND and NOR gate at T port and D port for a non‐zero bias resonant wavelength λ1R , respectively.

which satisﬁes resonance condition with zero bias being applied to the
rings, while λ ¼ λ1R satisﬁes the resonance condition when the rings
are biased with a non‐zero voltage.
Case 1: (Input1 = 0, Input2 = 0, λ ¼ λ0R ): A zero bias applied to
Ring1 and Ring2 results in resonance conditions at Ring1, Ring2 and
Ring3 for optical signals of wavelength λ0R launched into the input
port of MRR1 and the add port of MRR2. This scenario results in
low optical intensities (logic 0) at the T port and the D port of Ring3,
as no input optical signals enter into the ports of Ring3.
(Input1 = 0, Input2 = 0, λ ¼ λ1R ): A zero bias applied to Ring1 and
Ring2 results in non‐resonance conditions at Ring1, Ring2 and Ring3
for optical signal of wavelength λ1R launched into the input port of
MRR1 and the add port of MRR2. This scenario results in high optical
intensities (logic 1) at the T port and the D port of Ring3.
Case 2: (Input1 = 0, Input2 = 1, λ ¼ λ0R ): When the optical signals
of wavelength λ0R are launched at the input port of Ring1 and the add
port of Ring2, a non‐zero bias applied to Ring2 (i.e., MRR2 becomes
out of resonance, thus bypassing Ring2) yields a high‐intensity optical
signal at the drop port of Ring2. The drop port of Ring2 is connected to
the add port of Ring3, and thus, the optical signal launched into the
add port of Ring2 couples into Ring3 (Ring3 is at resonance as no bias
is applied onto it) and appears at the T port of Ring3, resulting in a
high‐intensity optical signal (logic 1) at the T port and a low‐
intensity optical signal (logic 0) at the D port of Ring3 (as the T port
intensity of MRR1 is low).
(Input1 = 0, Input2 = 1, λ ¼ λ1R ): When optical signals of wavelength λ1R launched at the input port of Ring1 and the add port of
Ring2, a non‐zero bias applied on Ring2 (i.e., MRR2 becomes resonant,
thus couples to Ring2) yields a high‐intensity optical signal at the T
port of Ring2. A zero bias applied to Ring1 makes MRR1 out of resonance, yielding a high‐intensity optical signal at the T port of MRR1.
Since the T port of MRR1 is connected to the input port of Ring3, as
Ring3 is driven with the same bias as Ring1, MRR3 becomes out of resonance, and this results in a high‐intensity optical signal (logic 1) at
the T port of MRR3 and a low‐intensity optical signal (logic 0) at the
D port of MRR3.
Case 3: (Input1 = 1, Input2 = 0, λ ¼ λ0R ): A non‐zero bias applied
to Ring1 (i.e., MRR1 becomes out of resonant, thus bypasses Ring1)
yields a high‐intensity optical signal at the T port of Ring1. Since the
T port of Ring1 is connected to the input port of Ring3, the optical signal launched into the input port of Ring1 bypasses Ring3 (Ring3 is out
of resonance, as a non zero bias is applied onto it) and appears at the T
port of Ring3, resulting in a high‐intensity optical signal (logic 1) at
the T port and a low‐intensity optical signal (logic 0) at the D port
of Ring3 (since the optical signal intensity at the D port of MRR2 is
low and at the T port is high).
(Input1 = 1, Input2 = 0, λ ¼ λ1R ): A non‐zero bias applied to
Ring1, at which MRR1 becomes resonant, yields a high‐intensity optical signal at the D port of Ring1. A zero bias applied to Ring2 drives
MRR2 out of resonance and thus, a high‐intensity optical signal
appears at the D port of MRR2 and the intensity of optical signal at
T port of MRR2 becomes low. As the D port of MRR2 is connected
to the add port of Ring3, when both Ring3 and Ring1 share the same
bias, MRR3 is driven into resonance, yielding a high‐intensity optical
signal (logic 1) at the T port and a low‐intensity signal (logic 0) at
the D port of MRR3.
Case 4: (Input1 = 1, Input2 = 1, λ ¼ λ0R ): A non‐zero bias applied
to both Ring1 and Ring2 results in non‐resonance conditions for MRR1
and MRR2, and hence, zero bias resonant‐wavelength signals launched
at the input port of Ring1 and the add port of Ring2 bypass Rings 1, 2
and 3, yielding high‐intensity optical signal (logic 1) at both the T port
and the D port of Ring3.
(Input1 = 1, Input2 = 1, λ ¼ λ1R ): A non‐zero bias applied to both
Ring1 and Ring2 drive them into resonance, and hence, non‐zero bias
resonant‐wavelength signals launched to the input port of MRR1 and
the add port of MRR2 couple into Rings 1 and 2, and appear at the

3. Results and discussions
Based on the principle of the proposed triple parallel MRR conﬁguration for operation as OR/AND and NAND/NOR logic gates, shown
in Fig. 2 and as discussed in the previous section, the logical outputs
are collected at the T port and D port of MRR3, while the input
continuous‐wave resonant (at zero or non‐zero bias) wavelength signals are launched at input port of MRR1 and add port of MRR2. The
average carrier density injected into the i‐GaAs region during forward
biasing is calculated by solving the electron and hole transport equations (Piprek, 2003). The induced carrier density leads to resonant
wavelength shift (due to a change in the refractive index), which
results in changes in the intensities of the optical signals at the output
ports. The light intensity change at the D and T port is decided by the
change in the refractive index which in turn depends on the applied
bias and therefore on injected carrier density in the intrinsic region
of the p‐i‐n diode. The available carrier density is also decided by
the carrier life time and the active volume availabe for the carriers
to recombine. A smaller life time leads to smaller carrier concentration
as the rate at which carriers recombine would be fast. Similarly, a larger active volume would also result in smaller carrier concentration as
the carrier recombination would be large (Piprek, 2003). The coupling
coefﬁcient variation affects the output port intensities (Yariv, 2000) in
the proposed MRR logic gate conﬁgurations and the optimum coupling
coefﬁcient to attain maximum CRs at output ports depends upon the
refractive index change in the rings resulting from the applied bias.
The optimization of the proposed logic gate conﬁguration is therefore
achieved by optimizing the width (w) of the i‐GaAs region, the applied
bias, the lifetime of carriers in the i‐GaAs region and the coupling coefﬁcients of the ring‐bus waveguides for maximizing contrast ratio and
optical ﬁeld conﬁnement in the light carrying core region of the proposed logic‐gate conﬁguration. As conﬁnement increases, the cladding
losses decreases and leads to appearance of higher fraction of intensities at the output ports. Thus helps to achieve better contrast ratio
between the output port intensities representing the logic 0 and logic
1 conditions in MRR logic gate.
The absorption and refractive index change are estimated by considering the contribution of the BF, BGS and FCA effects (Eqs. (1)
and (2)) as described in Section 2.1. Increasing the width of the i‐
GaAs region enables better optical signal conﬁnement, however, the
average carrier concentration injected into the core region during forward biasing gets reduced, due to the increase in electron–hole recombination rate. Note that, increasing the applied bias increases the
average concentration in the core region, however, also increases the
current and therefore the power dissipation. A larger bias also results
in reduced optical signal conﬁnement in the intrinsic GaAs region,
since the refractive index difference between i‐GaAs core and AlGaAs
cladding reduces. All these effects constrains the range of the applied
bias to 1.4 V‐3.0 V and intrinsic region width of 0.4–0.5 μm.
The microrings in the proposed conﬁguration are assumed to be
identical of radius 5 μm. The launched resonant wavelength at zero
bias is selected to be 1559.7 nm, a wavelength that falls in the window
where the ﬁber attenuation is minimal. The dependency of na on the
width of the intrinsic region, the carrier lifetime and the applied bias
is depicted in Fig. 3, and the corresponding Δn and Δα is calculated by
referring Eqs. (1) and (2). It is obvious from Fig. 3 that the average carrier concentration increases with increasing both the bias voltage and
4
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Fig. 3. Average carrier concentration and optical conﬁnement factor versus the applied bias voltage for different intrinsic-region width (w) and carrier lifetimes
(τ) in the i-GaAs region.

(logic 0) is obtained at the T port of MRR3, only when both Ring1
and Ring2 are biased at 2.6 V, leading to NAND gate realization. Referring to Fig. 5(b), for λ = 1559.7 nm and κ = 0.55, the D port of MRR3
collects a high‐intensity optical signal only when both rings are biased,
thus realizing an AND gate. For λ = 1549.6 nm and κ = 0.55, the D
port of MRR3 collects a high‐intensity optical signal only when both
the rings are not biased at 2.6 V, thus realizing a NOR gate. The truth
table for the proposed carrier injection based OR/AND triple MRR
logic gate conﬁguration is depicted in Table 1 which demonstrates
the OR and AND logic operations. The threshold value is chosen as
0.3 times the input light intensity. Hence, if output intensity is above
0.3 times the input intensity it will be considered as logic 1, otherwise
it is considered as logic 0.
CR is deﬁned as the intensity difference between the high and low
states in the gate. Therefore, CR1, CR2 and CR3 for the OR gate are the
intensity difference between the outputs for (Input1, Input2) = (1, 1)
and (Input1, Input2) = (0, 0), (Input1, Input2) = (1, 1) and (Input1,
Input2) = (0, 1), (Input1, Input2) = (1, 1) and (Input1, Input2) = (1,
0), respectively. Note that the coupling coefﬁcient between the ring
and bus waveguides needs to be optimized in order to obtain a high
CR for given intrinsic region width, applied bias voltage and relaxation
time. Fig. 6(a)–(d) show the normalized output optical intensities at
the T port (OR gate) of MRR3 versus the coupling coefﬁcient for different CR values and for a launched wavelength of 1559.7 nm,
τ = 300 ps, w = 0.4μm for different logic 1 bias conditions of
V = 1.4 V, 1.8 V, 2.2 V and 2.6 V, respectively. see Table 2.
As shown in Fig. 6, the optimum coupling coefﬁcient required to
maximize the CRs for the OR gate at the T port depends on the applied
bias voltage (representing logic 1 condition). The maximum CR
attained for the OR gate is at an applied bias voltage of 2.6 V when
κ = 0.586. Fig. 7(a)–(d) show the normalized output optical signal
intensities at the D port (AND gate) of MRR3 versus coupling coefﬁ-

the carrier lifetime, whereas increasing the width of intrinsic region
reduces the carrier concentration. An increase in lifetime results in
higher na (leading to higher refractive index change) with respect to
increase in voltage, however, this may not be always favorable for
attaining higher CR at the output ports, because a higher refractive
index change could now cause the signal to be resonant at both zero
and non‐zero biased condition. In addition, the optical conﬁnement
increases when the intrinsic region width increases, however, it
decreases with increasing the applied bias. This is because, at higher
bias, a larger average carrier density is present in the core region,
which greatly reduces the refractive index of the core, thereby reducing the refractive index difference between the core and the cladding,
and thereby reducing the optical mode conﬁnement. Fig. 4 shows
ΔαBFþBGS and Δntotal versus wavelength for an intrinsic region width
of 0.4 μm and τ = 300 ps and different bias voltages applied to the ring
conﬁguration. The change in absorption and refractive index increases
with increasing the applied bias voltage. FCA typically contributes to
the change in refractive index at higher wavelengths. As shown in
Fig. 4(b), at 1559.7 nm, a refractive index change of 0.0266 is attained
when the bias changes from 1.4 V to 3.0 V.
The modiﬁed output intensities at the MRR output ports can be
obtained by substituting Δn in the transfer functions of proposed
MRR logic gate conﬁguration (Eq. (4)). The bias voltage applied to
Ring3 is assumed to be the same bias applied on Ring1. Fig. 5(a)
and (b) show the normalized output optical intensity at the T port
and D port of MRR3, versus wavelength at different bias voltages
applied to MRRs 1 and 2, when the proposed conﬁguration is operated
as an OR/NAND gate and AND/NOR gate, respectively. As shown in
Fig. 5(a), for λ = 1559.7 nm and κ = 0.55, a high output optical signal
intensity (logic 1) is obtained at the T port of MRR3, when either
Ring1 or Ring2 are biased, leading to OR gate realization. For
λ = 1549.6 nm and κ = 0.55, a low output optical signal intensity

Fig. 4. (a) BF and BGS effect based absorption change spectrum for a w = 0.4 μm and τ = 300 ps at different appied bias. (b) Total refractive index change
(ΔnBFþBGSþFCA ) as a function of wavelength for a w = 0.4 μm and τ = 300 ps at different appied bias.
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Fig. 5. (a) Normalized T port intensity spectrum with OR gate realized at 1559.7 nm (vertical pink dashed line) and NAND gate realized at 1549.6 nm (vertical
blue dot dashed line). (b) Normalized D port intensity spectrum with AND gate realized at 1559.7 nm (vertical pink dashed line) and NOR gate realized at
1549.6 nm (vertical blue dot dashed line). Logic 1 operand is represented as 2.6 V on the p-i-n structured MRR while 0 V represents logic 0 operand condition.

2.6 V with the optimized coupling coefﬁcient values. Typically, the
optimum κ for maximizing the CR depends on applied bias voltage,
intrinsic region width and carrier recombination lifetime. It is noteworthy that the CR attained at the optimum coupling coefﬁcient
increases with the applied bias voltage. From Figs. 6 and 7, it is interesting to note that for the designed logic OR and AND gate conﬁgurations, the tolerance of the output intensity to the variation in κ
increases as the applied bias increases. The intensity‐versus‐κ curves
at higher bias voltages has almost a constant value, enabling the selection of a single optimum coupling coefﬁcient (instead of two different
optimum coupling coefﬁcients) for both the OR and AND gate. The
“ﬂat‐top” nature of intensity‐versus‐κ during higher applied bias
results from the large change in the refractive index due to which
the wavelength that would have been resonant with the ring under
applied bias shifts far away from the wavelength that was resonant
to the ring with no applied bias.
Imperfections that occur during the fabrication of MRR can cause
deviations in the gap between ring and bus waveguides, resulting in
signiﬁcant difference in κ value obtained and κ value designed. This,
however, will not be a major issue in the proposed MRR OR/AND logic
gate conﬁguration when operated at higher bias due to an almost con-

Table 1
Truth table for OR and AND gate at applied bias as 0 V and 2.6 V and κ = 0.55,
λ = 1559.7 nm, w = 0.4 μm and τ = 300 ps. The value in the square brackets
represent the optical power at the respective ports.
Input1 (Ring1)

Input2 (Ring2)

OR (T port)

0
0
1
1

0
1
0
1

0
1
1
1

(0 V)
(0 V)
(2.6 V)
(2.6 V)

(0 V)
(2.6 V)
(0 V)
(2.6 V)

[0.0025]
[0.8631]
[0.9292]
[0.9603]

AND (D port)
0
0
0
1

[0.0025]
[0.0052]
[0.0339]
[0.9603]

cient for different CR values and for a launched wavelength of
1559.7 nm, τ = 300 ps, w = 0.4μm, for different logic 1 bias conditions of V = 1.4 V, 1.8 V, 2.2 V and 2.6 V, respectively. As shown
in Fig. 7, the optimum coupling coefﬁcient required to maximize the
CRs for the AND gate at the D port depends on the applied bias voltage
(representing logic 1 condition). For an applied bias voltage of 2.6 V
when κ = 0.431, a maximum CR is attained for AND gate for an intrinsic width of 0.4 μm and operating wavelength as λR = 1559.7 nm. The
maximum CRs (CR1, CR2 and CR3) attained at an applied bias of 1.4 V
is less compared to the maximum CRs obtained at an applied bias of

Fig. 6. T port CR dependency on coupling coefﬁcient of triple CI MRR based OR gate with Ring3 fed with Input1 with an applied bias of (a) 1.4 V (b) 1.8 V (c)
2.2 V (d) 2.6 V as input logic 1 condition and operating wavelength λR = 1559.7 nm.
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Table 2
Truth table for NAND and NOR gate at applied bias as 0 V and 2.6 V, κ = 0.55
for NAND gate and κ = 0.44 for NOR gate, λ = 1549.6 nm, w = 0.4 μm and
τ = 300 ps. The value in the square brackets represent the optical power at the
respective ports.
Input1 (Ring1)

Input2 (Ring2)

0
0
1
1

0
1
0
1

(0 V)
(0 V)
(2.6 V)
(2.6 V)

(0 V)
(2.6 V)
(0 V)
(2.6 V)

NAND (T port)
1
1
1
0

[0.9573]
[0.9237]
[0.8631]
[0.0032]

conﬁguration successfully overcomes this drawback and helps in realizing both OR and AND or NAND and NOR logic gates at the output
ports, thus making the proposed device more versatile. The coupling
dependency to yield maximum CR in NAND/NOR gate is similar to
the calculated optimum κ for the OR/AND gate conﬁguration. The
truth table for the NAND/NOR gate for the launched wavelength
λ = 1549.6 nm and at their optimized coupling condition is shown
in Table 2 for an applied bias voltage of 2.6 V (logic 1 operand condition), and demonstrates the NAND and NOR logic operations.
We have proposed a novel triple parallel MRR conﬁguration for
realizing OR and AND gate or NAND and NOR gate at the output ports.
In Kumar et al. (2014), the authors have reported XOR/XNOR and
AND gate which are realized using Mach‐Zehnder interferometer,
which is bulky in nature and hence not suitable for large scale integration. In Tian et al. (2011), the authors have reported AND/NAND and
OR/NOR logic gates realized using MRR, however the switching is
enabled using thermo‐optic effect. This switching mechanism faces
poor stability and reliability. Our proposed device on the other hand
relies on carrier injection based switching mechanism which requires
only a low operating voltage and making it more reliable, thermally
stable and consumes only lesser footprint. Furthermore, the proposed
triple parallel conﬁguration provides better functionality as non‐
conjugate gates (OR and AND or NAND and NOR gates) are obtained
simultaneously in the MRR output ports instead of obtaining conjugate
gates (like AND and NAND gates, OR and NOR gates) simultaneously
at the output ports as in conventional conﬁgurations introduced in the
literature. CI based triple parallel MRR logic gate realizes NAND and
NOR gate at the output port, which is not possible to realize in electroabsorption based triple parallel MRR (Fayza and Sooraj, 2020)
due to higher absorption effect as the operating wavelength is needed
to be selected near bandgap edge of the core material.

NOR (D port)
1
0
0
0

[0.9825]
[0.0217]
[0.0168]
[0.0078]

stant appreciable CRs attained over a wider range of κ values. Also, the
ﬂat‐topped intensity‐versus‐κ curves at higher bias voltages facilitate
to design the MRRs at relatively smaller κ values instead of higher κ
values, as higher κ values demand for smaller gap between ring and
bus waveguides with advanced device fabrication process. This considerably relaxes the fabrication complexity. However, the fabrication tolerance admissible at higher bias will be at the expense of higher power
dissipation, which should be minimized for logic gates.
The same triple parallel MRR logic gate conﬁguration with CI modulation mechanism can also work as NAND and NOR gates using the T
port and D port of MRR3, when the launched wavelength satisﬁes resonance condition at an applied bias voltage for the MRRs. Each MRR
satisﬁes the resonance condition at an operating wavelength, λ =
1549.6 nm, with an applied bias of 2.6 V, leading to the realization
of NAND and NOR gates using the T port and D port (refer Fig. 5(a)
and (b)). Note that, a change in absorption of the rings through electroabsorption mechanism can also result in a change in the refractive
index of the rings and can be used to realize logic gates using MRR
conﬁgurations. However, in realization of logic gates using electroabsorption (Fayza and Sooraj, 2020), it was observed that the
electroabsorption‐based modulation mechanism fails to realize
NAND/NOR gates using triple parallel MRR conﬁguration. This is
because, at an applied bias, absorption of the rings increase due to
the reduction of the Q factor during the propagation of resonant wavelength through the rings when a non‐zero bias voltage is applied to the
rings. On the other hand, usage of CI mechanism in triple parallel MRR

4. Conclusion
A novel logic gate conﬁguration based on the use of triple parallel
MRRs in conjunction with carrier injection is proposed. Results shows

Fig. 7. D port CR dependency on coupling coefﬁcient for triple CI MRR based AND gate with Ring3 fed with Input1 with an applied bias of (a) 1.4 V (b) 1.8 V (c)
2.2 V (d) 2.6 V as logic 1 condition and operating wavelength λR = 1559.7 nm.
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that by using the bias voltage applied to MRRs as the operands and the
output intensities at the T port and D port as the logic gate outputs, the
proposed logic gate conﬁguration simultaneously realize OR and AND
gate or NAND and NOR gate operations depending on the wavelength
of the optical signal launched into the input port and add port of the
logic gate conﬁguration. The dependency of the contrast ratio of the
logic gate outputs on the applied bias voltage, relaxation time, intrinsic
region thickness and coupling coefﬁcient between the ring and bus
waveguide have been simulated, and the results have shown that, by
increasing the bias voltage, a higher fabrication tolerance (high contrast ratio obtained over a wider value range of coupling coefﬁcient)
is achieved. The fabrication tolerance attained at higher applied bias
enables the selection of a single optimum coupling coefﬁcient (instead
of two different optimum coupling coefﬁcients) to simultaneously realize both the OR and AND gates or NAND and NOR gates.
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